View RF1K49088_96934.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RF1K49088
Data Sheet August 1999 File Number
3952.5
3.5A, 30V, 0.06 Ohm, Logic Level, Dual N-Channel LittleFETTM Power MOSFET
This Dual N-Channel power MOSFET is manufactured using an advanced MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. It is designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and low voltage bus switches. This product achieves full rated conduction at a gate bias in the 3V - 5V range, thereby facilitating true on-off power control directly from logic level (5V) integrated circuits. Formerly developmental type TA49088.
Features
* 3.5A, 30V * rDS(ON) = 0.060 * Temperature Compensating PSPICE(R) Model * On-Resistance vs Gate Drive Voltage Curves * Peak Current vs Pulse Width Curve * UIS Rating Curve * Related Literature - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"
Symbol
BRAND RF1K49088
S1(1) G1(2) D1(8) D1(7)
Ordering Information
PART NUMBER RF1K49088 PACKAGE MS-012AA
NOTE: When ordering, use the entire part number. For ordering in tape and reel, add the suffix 96 to the part number, i.e., RF1K4908896.
D2(6) D2(5)
S2(3) G2(4)
Packaging
JEDEC MS-012AA
BRANDING DASH
5 1 2 3 4
8-94
CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures. LittleFETTM is a trademark of Intersil Corporation. PSPICE(R) is a registered trademark of MicroSim Corporation. http://www.intersil.com or 407-727-9207 | Copyright (c) Intersil Corporation 1999
RF1K49088
Absolute Maximum Ratings
TA = 25oC Unless Otherwise Specified RF1K49088 30 30 10 3.5 Refer to Peak Current Curve Refer to UIS Curve 2 0.016 -55 to 150 300 260 UNITS V V V A
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDSS Drain to Gate Voltage (RGS = 20k, Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS Drain Current Continuous (Pulse Width = 5s). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Pulsed (Figure 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .IDM Pulsed Avalanche Rating (Figure 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS Power Dissipation TA = 25oC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD Derate Above 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TL Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Tpkg
W W/oC oC
oC oC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. TJ = 25oC to 125oC.
Electrical Specifications
PARAMETER
TA = 25oC, Unless Otherwise Specified SYMBOL BVDSS VGS(TH) IDSS TEST CONDITIONS ID = 250A, VGS = 0V, (Figure 13) VGS = VDS, ID = 250A, (Figure 12) VDS = 30V, VGS = 0V VGS = 10V ID = 3.5A, VGS = 5V, (Figures 9, 11) VDD = 15V, ID 3.5A, RL = 4.29, VGS = 5V, RGS = 25 (Figure 10) TA = 25oC TA = 150oC MIN 30 1 VGS = 0V to 10V VGS = 0V to 5V VGS = 0V to 1V VDD = 24V, ID = 3.5A, RL = 6.86 (Figure 15) Pulse width = 1s Device mounted on FR-4 material TYP 18 60 53 47 24 13 0.8 750 275 100 MAX 2 1 50 100 0.060 100 125 30 17 1.0 62.5 UNITS V V A A nA ns ns ns ns ns ns nC nC nC pF pF pF
oC/W
Drain to Source Breakdown Voltage Gate Threshold Voltage Zero Gate Voltage Drain Current
Gate to Source Leakage Current Drain to Source On Resistance Turn-On Time Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Turn-Off Time Total Gate Charge Gate Charge at 5V Threshold Gate Charge Input Capacitance Output Capacitance Reverse Transfer Capacitance Thermal Resistance Junction-to-Ambient
IGSS rDS(ON) tON td(ON) tr td(OFF) tf tOFF Qg(TOT) Qg(5) Qg(TH) CISS COSS CRSS RJA
VDS = 25V, VGS = 0V, f = 1MHz (Figure 14)
Source to Drain Diode Specifications
PARAMETER Source to Drain Diode Voltage Reverse Recovery Time SYMBOL VSD trr TEST CONDITIONS ISD = 3.5A ISD = 3.5A, dISD/dt = 100A/s MIN TYP MAX 1.25 50 UNITS V ns
8-95
RF1K49088 Typical Performance Curves
1.2 POWER DISSIPATION MULTIPLIER 1.0 ID, DRAIN CURRENT (A) 0.8 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 0 25 125 50 75 100 TA , AMBIENT TEMPERATURE (oC) 150 0 25 50 75 100 125 150 TA, AMBIENT TEMPERATURE (oC)
0.6 0.4
0.2
FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE
10
ZJA, NORMALIZED THERMAL IMPEDANCE
DUTY CYCLE - DESCENDING ORDER 0.5 0.2 0.1 0.05 0.02 0.01 PDM
0.1
t1 t2 SINGLE PULSE NOTES: DUTY FACTOR: D = t1/t2 PEAK TJ = PDM x ZJA x RJA + TA 10-1 100 101 t, RECTANGULAR PULSE DURATION (s) 102 103
0.01 10-3
10-2
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
100
IDM , PEAK CURRENT CAPABILITY (A)
TJ = MAX RATED TA = 25oC
200 VGS = 10V 100
FOR TEMPERATURES ABOVE 25oC DERATE PEAK CURRENT AS FOLLOWS: I
ID, DRAIN CURRENT (A)
10
= I25
150 - TA 125
1
5ms 10ms 100ms
VGS = 5V 10
TA = 25oC
0.1
OPERATION IN THIS AREA MAY BE LIMITED BY rDS(ON) VDSS(MAX) = 30V
1s DC 100
TRANSCONDUCTANCE MAY LIMIT CURRENT IN THIS REGION 1 10-5
0.01 0.1
1
10
10-4
VDS, DRAIN TO SOURCE VOLTAGE (V)
10-3 10-2 10-1 t, PULSE WIDTH (s)
100
101
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA
FIGURE 5. PEAK CURRENT CAPABILITY
8-96
RF1K49088 Typical Performance Curves
(Continued)
25 VGS = 10V VGS = 5V VGS = 4.5V VGS = 4V 15
IAS , AVALANCHE CURRENT (A)
STARTING TJ = 25oC
ID , DRAIN CURRENT (A)
20 If R = 0 tAV = (L)(IAS)/(1.3*RATED BVDSS - VDD) If R 0 tAV = (L/R)ln[(IAS*R)/(1.3*RATED BVDSS - VDD) +1] 10
20
10 VGS = 3V 5 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX TA = 25oC 0 1 2 3 4 5 VDS, DRAIN TO SOURCE VOLTAGE (V)
STARTING TJ = 150oC 1 0.1
0 1 10 tAV, TIME IN AVALANCHE (ms) 100
NOTE: Refer to Intersil Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY FIGURE 7. SATURATION CHARACTERISTICS
25 ID(ON) , ON-STATE DRAIN CURRENT (A)
25oC 150oC
rDS(ON) , ON-STATE RESISTANCE (m)
20
PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX VDD = 15V -55oC
250 ID = 7.0A 200 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX
15
150
ID = 3.5A ID = 1.75A
10
100 ID = 0.5A 50
5
0 0 1.5 3.0 4.5 6.0 VGS, GATE TO SOURCE VOLTAGE (V) 7.5
0 2.5
3.0
3.5
4.0
4.5
5.0
VGS, GATE TO SOURCE VOLTAGE (V)
FIGURE 8. TRANSFER CHARACTERISTICS
FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT
120 100 SWITCHING TIME (ns)
VDD = 15V, ID = 3.5A, RL = 4.29 NORMALIZED DRAIN TO SOURCE ON RESISTANCE tr tD(OFF)
2.0 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX VGS = 5V, ID = 3.5A 1.5
80 tf 60 40 tD(ON)
1.0
0.5
20 0
10
20
30
40
50
0 -80
-40
RGS, GATE TO SOURCE RESISTANCE ()
0 40 80 120 TJ, JUNCTION TEMPERATURE (oC)
160
FIGURE 10. SWITCHING TIME vs GATE RESISTANCE
FIGURE 11. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE
8-97
RF1K49088 Typical Performance Curves
2.0 VGS = VDS, ID = 250A NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE
(Continued)
2.0 ID = 250A 1.5
THRESHOLD VOLTAGE
NORMALIZED GATE
1.5
1.0
1.0
0.5
0.5
0 -80
-40
0 40 80 120 TJ, JUNCTION TEMPERATURE (oC)
160
0.0 -80
-40
0 40 80 120 TJ , JUNCTION TEMPERATURE (oC)
160
FIGURE 12. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE
1000
FIGURE 13. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE
30 VDS , DRAIN-SOURCE VOLTAGE (V) 5.00 VDD = BVDSS 22.5 VDD = BVDSS 3.75 VGS , GATE-SOURCE VOLTAGE (V)
CISS C, CAPACITANCE (pF) 750 VGS = 0V, f = 1MHz CISS = CGS + CGD CRSS = CGD COSS = CDS + CGD
COSS 500
15 0.75 BVDSS 0.50 BVDSS 0.25 BVDSS RL = 8.57 IG(REF) = 0.2mA VGS = 5V 0 I G ( REF ) 20 -----------------------I G ( ACT ) t, TIME (s) I G ( REF ) 80 -----------------------I G ( ACT )
2.50
7.5
1.25
250
CRSS
0.00
0 0 5 10 15 20 VDS, DRAIN TO SOURCE VOLTAGE (V) 25
NOTE: Refer to Intersil Application Notes AN7254 and AN7260. FIGURE 14. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE FIGURE 15. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT
Test Circuits and Waveforms
VDS BVDSS L VARY tP TO OBTAIN REQUIRED PEAK IAS VGS DUT tP RG IAS VDD tP VDS VDD
+
0V
IAS 0.01
0 tAV
FIGURE 16. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 17. UNCLAMPED ENERGY WAVEFORMS
8-98
RF1K49088 Test Circuits and Waveforms
(Continued)
tON td(ON) tr RL VDS
+
tOFF td(OFF) tf 90%
90%
RG DUT
-
VDD 0
10% 90%
10%
VGS VGS 0 10%
50% PULSE WIDTH
50%
FIGURE 18. SWITCHING TIME TEST CIRCUIT
FIGURE 19. RESISTIVE SWITCHING WAVEFORMS
CURRENT REGULATOR
VDS (ISOLATED SUPPLY) VDD VDS VGS = 10V Qg(5) D VGS VGS = 5V Qg(TOT)
12V BATTERY
0.2F
50k 0.3F
SAME TYPE AS DUT
G
DUT
VGS = 1V 0 Qg(TH)
Ig(REF) 0 IG CURRENT SAMPLING RESISTOR
S VDS ID CURRENT SAMPLING RESISTOR Ig(REF) 0
FIGURE 20. GATE CHARGE TEST CIRCUIT
FIGURE 21. GATE CHARGE WAVEFORMS
Soldering Precautions
The soldering process creates a considerable thermal stress on any semiconductor component. The melting temperature of solder is higher than the maximum rated temperature of the device. The amount of time the device is heated to a high temperature should be minimized to assure device reliability. Therefore, the following precautions should always be observed in order to minimize the thermal stress to which the devices are subjected. 1. Always preheat the device. 2. The delta temperature between the preheat and soldering should always be less than 100oC. Failure to preheat the device can result in excessive thermal stress which can damage the device. 3. The maximum temperature gradient should be less than 5oC per second when changing from preheating to soldering. 4. The peak temperature in the soldering process should be at least 30oC higher than the melting point of the solder chosen. 5. The maximum soldering temperature and time must not exceed 260oC for 10 seconds on the leads and case of the device. 6. After soldering is complete, the device should be allowed to cool naturally for at least three minutes, as forced cooling will increase the temperature gradient and may result in latent failure due to mechanical stress. 7. During cooling, mechanical stress or shock should be avoided.
8-99
RF1K49088 PSPICE Electrical Model
SUBCKT RF1K49088 2 1 3; CA 12 8 1.081e-9 CB 15 14 1.138e-9 CIN 6 8 0.673e-9
10
rev 7/21/94
5 DPLCAP 16 MOS2 21 MOS1 CIN 8 RSOURCE 11 EBREAK RIN 17 18 + DBODY RDRAIN DBREAK LDRAIN
DRAIN 2
DBODY 7 5 DBDMOD DBREAK 5 11 DBKMOD DPLCAP 10 5 DPLCAPMOD EBREAK 11 7 17 18 34.1 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTO 20 6 18 8 1 IT 8 17 1
12 GATE 1 LGATE RGATE 9 20
ESG 6 +8 EVTO + 18 8
-
6
VTO
-
+
7 LSOURCE 3 SOURCE 18 RVTO
S1A 13 8 S1B CA
S2A 14 13 S2B 13 CB 14 + 5 EDS 8 15 17
RBREAK
LDRAIN 2 5 1e-9 LGATE 1 9 1.233e-9 LSOURCE 3 7 0.452e-9 MOS1 16 6 8 8 MOSMOD M = 0.99 MOS2 16 21 8 8 MOSMOD M = 0.01 RBREAK 17 18 RBKMOD 1 RDRAIN 5 16 RDSMOD 1.408e-3 RGATE 9 20 3.33 RIN 6 8 1e9 RSOURCE 8 7 RDSMOD 20e-3 RVTO 18 19 RVTOMOD 1 S1A S1B S2A S2B 6 12 13 8 S1AMOD 13 12 13 8 S1BMOD 6 15 14 13 S2AMOD 13 15 14 13 S2BMOD
IT
19 VBAT +
+ EGS 6 -8
-
-
VBAT 8 19 DC 1 VTO 21 6 0.211 .MODEL DBDMOD D (IS = 2.82e-13 RS = 1.72e-2 TRS1 = 1.58e-3 TRS2 = 1.23e-7 CJO = 9.19e-10 TT = 2.03e-8) .MODEL DBKMOD D (RS = 2.65e-1 TRS1 = 5.00e-3 TRS2 = 7.09e-5) .MODEL DPLCAPMOD D (CJO = 0.42e-9 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 2.01 KP = 15.01 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 1.02e-3 TC2 = -1.98e-6) .MODEL RDSMOD RES (TC1 = 3.50e-3 TC2 = 3.70e-6) .MODEL RVTOMOD RES (TC1 = -2.53e-3 TC2 = 8.13e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.2 VOFF= -3.8) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.8 VOFF= -6.2) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.4 VOFF= 4.1) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 4.1 VOFF= -1.4) .ENDS NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
8-100

▲Up To Search▲

Price & Availability of RF1K49088

	To Download RF1K49088 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .